I get the following errors when trying to run SI on a net in my board. Do you have any suggestions on how to solve this?
Hello, Matthew. I've moved your question to the HyperLynx community where it should get a faster response.
I've seen this type of error lately. In my case, I think the problem was created by some oddities in the PCB layout tool. What tool created your PCB layout?
Retrieving data ...