I was new to hyperlynx I was able to simulate processor ddr batch simulation from the app note provided by hyperlynx
how to create timing model for fpga ,I was not able to find out the timming parameters provided in the app note from the data sheet
Please help me
thanks and regards
Hi again Agxin. I moved your question to the HyperLynx SI community where you should get a quicker response.