4 Replies Latest reply on Mar 23, 2014 10:30 PM by ks.padmanabhan

    Which DDR controller do you use?

    weston_beal

       

      While working with customers to verify DDR/2/3 designs we need to know the timing requirements of the controller. For the DRAM devices we can usually assume that the timing requirements follow the JEDEC specification, but the controller designers are left to optimize their designs and specifiy the timing requirements in their own way.  If you are designing DDR/2/3 buses, what controller to do use; FPGA, chipset, CPU, custom ASIC? We would like to provide readily available solutions to help the most customers most of the time, so your input is useful in directing customer support solutions.