0 Replies Latest reply on Dec 6, 2015 3:25 AM by agxinmj

    ddr read batch simulation



                   In ddr3 batch the write leveling option is present ,similarly how or where  read leveling settings are  fed to the simulation engine ?

      Read leveling is implemented in the qoriq power pc as CAS to preamble calibration and dq to dqs calibration is there any option incorporated in the new release of hyperlynx 9.2