I am wondering if it is possible to enable Net names on Pads and traces ? if yes then please let me know how this can be done using display control. Second question is regarding LVDS signal. I have routed LVDS signals in my design but still I see net lines between chip and I/O connector. One can see the net lines before routing, the same net lines are still there even after the LVDS routing.