I am using DDR4 in my design with different Byte lanes. I want to know how to set constraints for DDR signals in Xpedition Vx.
1. How to create pin pair
2. How to assign different pin pairs of same net in different length match group like address & control
If anyone have complete guide for how to set constraints for DDR designs in Xpedition Vx, it would be helpful.