1 Reply Latest reply on Mar 22, 2017 11:41 AM by milostnik

    How to do constraint for DDR3 or DR4 designs in Xpedition Vx

    Rapport

      I am using DDR4 in my design with different Byte lanes. I want to know how to set constraints for DDR signals in Xpedition Vx.

       

      1. How to create pin pair

      2. How to assign different pin pairs of same net in different length match group like address & control

      If anyone have complete guide for how to set constraints for DDR designs in Xpedition Vx, it would be helpful.