I am trying to run DDR3 batch simulation on Hyperlynx. I have assigned the ibis models to the controller and the DRAM (please find attached image), however when i do automatic net mapping the pins/nets of the controller become invisible. How can i assign controller nets to corresponding DRAM nets? Any help regarding the issue will be
appreciated. Thank you!