I am currently routing a design with a BGA chip. To address all the signals I am using fanout vias. Some of them are plane assigned power supply and ground vias and some of them signal assigned 'net'vias. Now I got a problem with my constraints. I can route my differential pair between two differential net assigned vias but not between two plane vias.
It seems that there are different rules, but I cannot find any specific rules.