AnsweredAssumed Answered

Hyperlynx : DRR3 Batch Simulation Data Read Problem

Question asked by m.ather on Oct 23, 2019
Latest reply on Oct 25, 2019 by weston_beal

We are simulation DDR3L in our design and we are trying to simulate our chips through Hyperlynx DDR3 batch simulation. We have used one slot dual ranked settings. After setting the parameters required for DDR3 batch simulation, when we run the simulation it does not show the results for data read operation. Why is that so ?

Here are the snapshots of thee settings and their results.