We are simulation DDR3L in our design and we are trying to simulate our chips through Hyperlynx DDR3 batch simulation. We have used one slot dual ranked settings. After setting the parameters required for DDR3 batch simulation, when we run the simulation it does not show the results for data read operation. Why is that so ?
Here are the snapshots of thee settings and their results.