Hi! LVS is giving me different number of ports, even though I auto-placed ports, Autoflorplan, and auto-placed the standard cells. I decided to check this on a small design of just an AND gate and the same thing came up. My layout says to have no ports. I even tried adding port metal and using "Make Port", still with no luck. I'd appreciate any help I can get.