Skip navigation

IC Layout Verification and Optimization

Manage categories

Close

Create and manage categories in IC Layout Verification and Optimization. Removing a category will not remove content.

Categories in IC Layout Verification and Optimization
Add a new category (0 remaining)

Calibre Community

Welcome to the IC Layout and Optimization Community !

Success in today's IC design and manufacturing industry requires ready access to new ideas and innovative techniques beyond the 4 walls of your company. That's where the IC Layout Verification and Optimization Community can help. This community enables a forum to exchange thoughts and ideas on the challenges and opportunities that come with nanometer-age IC creation. Check back often for new discussions or start one of your own.

Communities

Recent Content

Refresh this widget
Subject Author
DFM PROPERTY in LVS command file 3 hours ago in DRC, LVS, Parasitic Extraction - Calibre by andrewng andrewng
Re: about connectivity inheritance 21 hours ago in DRC, LVS, Parasitic Extraction - Calibre by samantha_lizak samantha_lizak
Re: Device extraction problem 1 week ago in DRC, LVS, Parasitic Extraction - Calibre by stefano.stanzione stefano.stanzione
Re: How to automatically include additional lines in CDL file during LVS run? 1 week ago in DRC, LVS, Parasitic Extraction - Calibre by chris_balcom chris_balcom
Re: Overlapping cells in GDS 1 week ago in DRC, LVS, Parasitic Extraction - Calibre by Govind_kulkarni Govind_kulkarni
Re: Lump small RC parasitic elements in PEX 2 weeks ago in DRC, LVS, Parasitic Extraction - Calibre by samantha_lizak samantha_lizak
Re: how to open a subcell in tcl command 3 weeks ago in Calibre Viewers by jean.david jean.david
Re: How to code in SVRF? 1 month ago in IC Layout Verification and Optimization by pradeepk pradeepk
setting filter default for each session 1 month ago in Calibre Viewers by gford gford
Re: instead of "LVS SPICE CULL PRIMITIVE SUBCIRCUITS" command 1 month ago in DRC, LVS, Parasitic Extraction - Calibre by chris_balcom chris_balcom
Re: How to disable the LVS Options in Calibre Interactive GUI? 1 month ago in IC Layout Verification and Optimization by cylau cylau
Re: LVS UNATTACHED LABEL 2 months ago in IC Layout Verification and Optimization by winterm winterm
Re: missing ports on LVS 2 months ago in IC Layout Verification and Optimization by chris_balcom chris_balcom
U2U 2012 Santa Clara - Registration is Open 2 months ago in IC Layout Verification and Optimization by jennifer_chausse jennifer_chausse
U2U 2012 Santa Clara - Registration is Open! 2 months ago in DRC, LVS, Parasitic Extraction - Calibre by jennifer_chausse jennifer_chausse
Resistance of the node 2 months ago in DRC, LVS, Parasitic Extraction - Calibre by andrewng andrewng
Re: db file to load in to calibre 2 months ago in DRC, LVS, Parasitic Extraction - Calibre by sathi.ec sathi.ec
Number of fingers wrong in Calibreview 2 months ago in DRC, LVS, Parasitic Extraction - Calibre by wonyoung wonyoung
Re: PEX ALIAS makes different result between other layers 2 months ago in DRC, LVS, Parasitic Extraction - Calibre by samantha_lizak samantha_lizak
Re: Parasitic EXtraction of a layout without schemtic source 2 months ago in DRC, LVS, Parasitic Extraction - Calibre by yubaobaobao627 yubaobaobao627
Re: How to have same net name in cadence schematic editor and Calibre extracted LVS of the Layout 2 months ago in DRC, LVS, Parasitic Extraction - Calibre by farshad_dailami farshad_dailami
Re: 'Copy schematic properties' NOT showing Calibre View Setup 2 months ago in DRC, LVS, Parasitic Extraction - Calibre by samantha_lizak samantha_lizak
Re: up rev and rotate 2 months ago in IC Layout Verification and Optimization by samantha_lizak samantha_lizak
Re: R extraction for the diode array 3 months ago in DRC, LVS, Parasitic Extraction - Calibre by andrewng andrewng
Re: LVS mismatch with extra empty device in source netlist 3 months ago in DRC, LVS, Parasitic Extraction - Calibre by chris_balcom chris_balcom
More