Skip navigation
Communities

Mentor Graphics Communities

Announcement: Sign Up NOW ! Receive Community Email Updates right to your Mailbox !

Communities

    Recent Content

    Refresh this widget
    Subject Author
    Re: Custom report question 47 minutes ago in VeSys 2.0 by Sysign Sysign
    Re: How to assign IBIS model for 4pin-oscillator 1 hour ago in Ask the HyperLynx Expert by min_maung min_maung
    Re: 3D data from Valor vSure 1 hour ago in DFx for Assembly by yu.yanfeng yu.yanfeng
    Re: sourceryg++-2013.05-nios2 custom DF insn broken 8 hours ago in Sourcery Tools by savin.zlobec savin.zlobec
    Problem with simulation of GTX wrapper (generated from xilinx coregen) 9 hours ago in Ask the DxDesigner Expert by rahulkumarkhokher rahulkumarkhokher
    Re: BoardSim frequency domain analysis 16 hours ago in Ask the HyperLynx Expert by yu.yanfeng yu.yanfeng
    Re: Is there a simple way to show/hide electrical layers? 18 hours ago in PADS - Desktop PCB Design by cmellor cmellor
    issue with connector that has multiple pins for single connection 19 hours ago in PADS - Desktop PCB Design by gmetzger gmetzger
    HyperLynx with a FlexID=8 Dongle on Windows7 64b 19 hours ago in Licensing and Installation by christopher.h.fisher christopher.h.fisher
    DxDatabook Configuration Automated setup 22 hours ago in Automation and Scripting by jkh jkh
    What is the file naming convention for batch waveform files? 23 hours ago in Ask the HyperLynx Expert by elizabeth_simon elizabeth_simon
    Re: Automatic Wire Sizing: A Single Wire 1 day ago in Capital Design Tasks by Simon Simon
    Re: Sending BOM directly from PADS Logic/DxDesigner to SAP? 1 day ago in PADS Front-end Design (DxDesigner, PADS Logic) by jduquette jduquette
    Re: How to generate a PDF from PADs layout using script/execuable/command line? 1 day ago in Ask the PADS Team by naiqian.ren naiqian.ren
    Re: DxDesigner: How to get the full Symbol Name e.g. Resi.1 via Automation 1 day ago in Automation and Scripting by thomas.tb.becker thomas.tb.becker
    Re: Error while loading calibre environment in cadence IC6.1.5 1 day ago in DRC, LVS, Parasitic Extraction - Calibre by isazulkc isazulkc
    Re: Simulate stackup plane cut 1 day ago in Ask the HyperLynx Expert by cristian.filip cristian.filip
    Remove Non-Functional Pads on Plane Layers 1 day ago in Expedition Enterprise by mitra_geeban mitra_geeban
    Re: cylinders and tetragons will create any impact on conversing in Flotherm..? 2 days ago in Mechanical Analysis by ABHIRAM ABHIRAM
    Re: Temperature surface plot not highlighting in Flotherm.. 2 days ago in Mechanical Analysis by ABHIRAM ABHIRAM
    Re: Expedition layout backups... 2 days ago in Automation and Scripting by N_Ray101 N_Ray101
    Re:[Fixed] Previewer 1 day ago in Creating UI Designs by balamurugan.madhaiyan balamurugan.madhaiyan
    Re: Natural Heat Transfer 2 days ago in Electronics Cooling by dirk_niemeier dirk_niemeier
    Re: Error EFG file opening ,E/08071 2 days ago in Electronics Cooling by dirk_niemeier dirk_niemeier
    Re: how to export the netlist (ipc-D-356 format ) in PADS2005 ?? 2 days ago in PADS Layout and Routing by Sravan_Kumar Sravan_Kumar
    What is an acceptable "software monitoring system" for Sourcery CodeBench Lite on Linux? 2 days ago in Licensing and Installation by david11 david11
    Re: New to PADS. How to delete a component which is part of a net 2 days ago in PADS Layout and Routing by cmellor cmellor
    Re: How do I change (rename)  an Component name in DXdesigner? 3 days ago in Automation and Scripting by robert_davies robert_davies
    Help to promote the idea for etch factor setting 3 days ago in Signal and Power Integrity, Thermal, EMI, EMC, 3D EM by yu.yanfeng yu.yanfeng
    Re: how to export schematic symbol from dxdesigner 7.9 ?? 3 days ago in Ask the DxDesigner Expert by robert_davies robert_davies
    VHDLdesignStandards.pdf 3 days ago in DO-254 Compliance by arroxo2 arroxo2
    Architecture Study or Analysis 3 days ago in Capital Design Tasks by navaneeth.konka navaneeth.konka
    Re: Can identify the every MOS on layout with calibre tools/command? 3 days ago in DRC, LVS, Parasitic Extraction - Calibre by dan_liddell dan_liddell
    Re: codebench lite build error 3 days ago in Sourcery Tools by james_patterson james_patterson
    Instructions to Opt-in and Opt-out of the Sourcery CodeBench Customer Experience Improvement Program 3 days ago in Sourcery Tools by Anil Anil
    More