borton

DDR3 Read Timing Per Byte Lane DQS Shift

Discussion created by borton on Jun 4, 2013
Latest reply on Jun 4, 2013 by min_maung

Hello,

 

Is there a method in the DDR controller timing model to perform per byte lane DQS shifts?

 

Thanks!

Outcomes