1 Reply Latest reply on Jan 26, 2015 10:28 AM by Zain_Ali

    Tessent fault simulation




      I am curious, if Tessent can do a classic stuck-at fault simulation on gate-level without scan, with predefined test patterns? If it's possible, how it can be done? I've found only information about scan and ijtag pattern generation and simulation.