This content has been marked as final. Show 2 replies
Good to take on die because it considers package pin delay etc.
It depends on why I need the information. Almost always, at the die, because my FPGA vendor wants that. But JEDEC timing is at the pin, since that is the place to observe with a scope.