What should i take for simulation always at the pin or always at die for simulating, In my case FPGA is writing to DDR3.
Good to take on die because it considers package pin delay etc.
It depends on why I need the information. Almost always, at the die, because my FPGA vendor wants that. But JEDEC timing is at the pin, since that is the place to observe with a scope.
Retrieving data ...