I'm using PADs layout to create an edge castellation, the process being used at the moment is to place a via on the board edge and then have the via cut in half to give a plated arc. The problem I'm encountering is the design verification is of course giving board outline violation errors. The question is there a way to either create a proper edge castellation that wont cause this error or is the only way to ignore the error?
Any help on this will be appreciated!
Quick ans easy way is set Board to via spacing to "Zero"